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Abstract 
Capacitive sensors have different configurations depending on their fabrication; some sensors are a simple single capacitor while 
others provide a differential structure. A readout component needs to be flexible to adapt to these different structures.   
Capacitance to voltage conversion based on sigma-delta techniques [1] provides a precise and high resolution method for readout 
but current implementations can be fixed to a particular sensor configuration.   
This paper describes the design of a re-configurable sigma-delta front end able to interface with a large range of MEMS 
capacitive sensors (accelerometers and pressure), humidity sensors and capacitive level and position sensors. 
The design has been realized in silicon and performance of the readout system with a number of different types of capacitive 
sensors is described and results are presented.  
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1. Introduction 
The use of sigma-delta conversion techniques for capacitance to digital conversion (CDC) is well established. CDCs 
are analog to digital converters with a sensor capacitance as part of the conversion circuitry. Sigma-delta techniques 
for capacitance measurement mean that intermediate steps in the conversion chain are avoided and bring the 
inherent precision and linearity of sigma-delta converters to the application [2]. 
In many capacitive sensor applications, the user is faced with several configurations:  
      A single sensing element (Cs) directly proportional to the physical data, 
      a single sensing element (Cs) inversely proportional to the physical data,  and often, 
      two sensor elements (Csens1, Csens2) are used to perform a difference.  
Single capacitive sigma-delta sensing systems will require an internal capacitor (Cref) to provide a reference for the 
ratio. 
The ASIC was conceived to address all these configurations and provide different programmable ratios according to 
the user choice: Cref/Csens1, Csens1/Cref, Csens2/Csens1, Csens1/Csens2, (Csens1-Csens2)/(Csens1+Csens2) and 
(Csens1-Csens2)/Cref. 
The design of the front end switching elements required careful consideration of noise [3],[4] and modulator 
saturation which resulted in the option for adjustment of the internal integration capacitor with respect to the 
reference capacitor. 
In addition the problem of symmetry during the switching phases required in the adoption of a four phase clocking 
scheme. 
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1.1. CDC Architechure 
The front end sigma delta converter is followed by a digital decimation filter and compensation section for adjusting 
the non-linearities of the sensor. 
The circuit performs a measurement of the sensor capacitor (Csens) related to a reference capacitor (Cref) and is 
able to produce data for several different input configurations such as  Cref/Csens,  Csens/Cref or, for differential 
capacitive sensors Csens/Csens. This can be useful since, for some configurations, the effect of stray capacitance 
decreases and for others linearity improves. The reference capacitor can be external or internal to the ASIC. The 
input interface is based on a switched capacitor technique that merges the external capacitor needed to sense with 
the first stage of the delta sigma modulator 
2. Modulator Front End Design 
The illustration shows a configuration for single ended capacitance measurement. In this case :- 
∆Qr is the charge injected by Csens1 in the integrator , ∆Qs is the charge injected by Csens2 in the integrator.  
Then   
          ∆Qr= Csens1* (vrefm - vrefp)*Q                                                                                   (1) 
          ∆Qs= Csens2 * (vrefp - vrefm)                                                                                       (2) 
The modulator tries to make the output of integrator equal to 0. 
So on the average we can write  
                      ∆Qr+ ∆Qs  =0                                                                                                    (3) 
avg[ Cref*(vrefm – vrefp )*Q  + Csens( vrefp- vrefm) ] =0                                                    (4) 
                  avg(Q)  = Csens1/Csens2                                                                                       (5) 
Csens2 has to be chosen so that the modulator works properly  
This implies that  9.0)( <Qavg   or Cref should be greater than 1.1* Csens 
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Fig. 1.  Front End Integrator for  Csens1/Csens2 Capacitance measurement 
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The modulator architecture ensures that: 
 the DC voltage across the capacitive sensing element is  null, at first order, the parasitic capacitance from sensing  
element pins to ground are rejected. 
The example in fig. 2 below illustrates the arrangement for Csens/Csens. 
Schematic is using a 4 phases timing because of potential problem of asymmetry between Q=1 and Q=0 cases: 
if Q=1  Csens2 is switched  from vrefm to vrefp  during phase Ph1, ph2. 
If Q=0 Csens2 is not switched  
Solution to get excitation every period is to add 2 phases Ph3, Ph4 and to switch csens2 during these phases when 
Q=0 . During Ph3 and ph4 Csens1 is tied to agnd.  
It is using also a 4 phases timing and is able to measure directly  
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As the sum of the 2 sensors are used as reference capacitor, process or temperature variation are cancelled with this 
interface 
Note: Ph1, Ph2, Ph3 and Ph4 must respect overlapping criteria. The real period for these signals is Fsampling/4. 
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Fig. 2.  Configuration for Measurement of Csens/Csens 
3. Results 
The design has been implemented using a 0.35 micron CMOS process. A performance summary is shown below. 
   
  
Table 1. Preformance Summary and  Noise Performance  
 
Supply Voltage      1.8V – 3.3V 
Supply Current      80uA (continuous) 
Modulator Frequency      64KHz 
Over sampling Rate (OSR) Programmable 64 - 1024 
Technology  0.35 micron CMOS 
Silicon Area  2.2mm x 2.4 mm 
Csens 
(pF) 
Cref 
(pF) 
Simulated 
Csens Noise 
(aF) 
Measured 
CsensNoise 
(aF)  
4,7 32 69 48 
4,7 16 38 36 
4,7 8 25 32 
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The interface has been used with a differential capacitive accelerometer to measure tilt. The system used the 
configuration  Csens / Csens and measurements show a resolution of the order of 0.1° p-p.  
Tests have also been performed using a single element capacitive MEMS transducer  and the configuration 
Csens1/Cref. These showed a capacitance change between 8.7 and 9.4 pF over 400 – 1900 mBar. The measured 
noise of  32 aF rms gives a pressure resolution of  the order of 6Pa rms. 
In addition the interface circuit has provided results using a single element capacitive humidity sensor. 
              
        Fig. 3:Result sfrom Inclinometer System Using                                                Fig. 4: Results using single element pressure sensor 
        Differential MEMS accelerometer. 
4. Conclusions  
A low noise sigma-delta capacitance to digital converter has been presented. This circuit has been measured to have 
noise of 32aFrms for the configuration Csens1/Cref.    The current consumption is 80uA. 
The circuit is configurable to readout a number of different sensing element topologies including Csens1/Csens2, 
(Csens1-Csens2)/(Csens1+Csens2) and (Csens1-Csens2)/Cref which makes it applicable for use with many different 
types of capacitive sensing elements.  
Further improvement in the circuit can be obtained by increasing the bias current of the front end which will reduce 
the noise. Also a two phase clocking scheme can be implemented for some configurations which will improve the 
output rate. 
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